Idetic: A High-level Synthesis Approach for Enabling Long Computations on Transiently-powered ASICs

TitleIdetic: A High-level Synthesis Approach for Enabling Long Computations on Transiently-powered ASICs
Publication TypeConference Proceedings
Year of Publication2013
AuthorsMirhoseini, A., E. M. Songhori, and F. Koushanfar
Conference NamePervasive Computing and Communication conference (PerCom)
Date PublishedMarch, 2013
Abstract

We develop Idetic, a set of mechanisms to enable long computations on ultra-low power Application Specific Integrated Circuits (ASICs) with energy harvesting sources. We address the power transiency and unpredictability problem by optimally inserting checkpoints. Idetic targets highlevel synthesis designs and automatically locates and embeds the checkpoints at the register-transfer level. We define an objective function that aims to find the checkpoints which incur minimum overhead and minimize recomputation energy cost. We develop and exploit a dynamic programming technique to solve the optimization problem. For real time operation, Idetic adaptively adjusts the checkpointing rate based on the available energy level in the system. Idetic is deployed and evaluated on cryptographic benchmark circuits. The test platform harvests RF power through an RFID-reader and stores the energy in a 3.3μF capacitor. For storage of checkpointed data, we evaluate and compare the effectiveness of various non-volatile memories including NAND Flash, PCM, and STTM. Extensive evaluations show that Idetic reliably enables execution of long computations under different source power patterns with low overhead. Our benchmark evaluations demonstrate that the area and energy overheads corresponding to the checkpoints are less than 5% and 11% respectively.

URLhttp://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6526735
DOI10.1109/PerCom.2013.6526735
AttachmentSize
Idetic.pdf390.55 KB

Navigation

Theme by Danetsoft and Danang Probo Sayekti inspired by Maksimer